Chapter 1. Introduction to Physical Design
Dinesh P. Mehta

Abstract - Hi-Res PDF (76 KB) - PDF w/links (77 KB)

Chapter 3. Metrics Used in Physical Design
Frank Liu

Abstract - Hi-Res PDF (432 KB) - PDF w/links (432 KB)

Chapter 5. Basic Algorithmic Techniques
Vishal Khandelwal, Ankur Srivastava

Abstract - Hi-Res PDF (227 KB) - PDF w/links (228 KB)

Chapter 7. Partitioning and Clustering
Dorothy Kucar

Abstract - Hi-Res PDF (555 KB) - PDF w/links (556 KB)

Chapter 9. Slicing Floorplans
Ting-Chi Wang, Martin D. F. Wong

Abstract - Hi-Res PDF (482 KB) - PDF w/links (483 KB)

Chapter 11. Packing Floorplan Representations
Tung-Chieh Chen, Yao-Wen Chang

Abstract - Hi-Res PDF (1042 KB) - PDF w/links (1043 KB)

Chapter 13. Industrial Floorplanning and Prototyping
Louis K. Scheffer

Abstract - Hi-Res PDF (855 KB) - PDF w/links (331 KB)

Chapter 15. Partitioning-Based Methods
Jarrod A. Roy, Igor L. Markov

Abstract - Hi-Res PDF (1554 KB) - PDF w/links (844 KB)

Chapter 17. Analytical Methods in Placement
Ulrich Brenner, Jens Vygen

Abstract - Hi-Res PDF (2080 KB) - PDF w/links (646 KB)

Chapter 19. Enhancing Placement with Multilevel Techniques
Jason Cong, Joseph R. Shinnerl

Abstract - Hi-Res PDF (450 KB) - PDF w/links (451 KB)

Chapter 21. Timing-Driven Placement
David Z. Pan, Bill Halpin, Haoxing Ren

Abstract - Hi-Res PDF (300 KB) - PDF w/links (301 KB)

Chapter 23. Global Routing Formulation and Maze Routing
Muhammet Mustafa Ozdal, Martin D. F. Wong

Abstract - Hi-Res PDF (679 KB) - PDF w/links (470 KB)

Chapter 25. Timing-Driven Interconnect Synthesis
Jiang Hu, Gabriel Robins, Cliff C. N. Sze

Abstract - Hi-Res PDF (531 KB) - PDF w/links (532 KB)

Chapter 27. Generalized Buffer Insertion
Miloš Hrkić, John Lillis

Abstract - Hi-Res PDF (247 KB) - PDF w/links (248 KB)

Chapter 29. Wire Sizing
Sanghamitra Roy, Charlie Chung-Ping Chen

Abstract - Hi-Res PDF (291 KB) - PDF w/links (292 KB)

Chapter 31. Rip-Up and Reroute
Jeffrey S. Salowe

Abstract - Hi-Res PDF (801 KB) - PDF w/links (801 KB)

Chapter 33. Global Interconnect Planning
Cheng-Kok Koh, Evangeline F. Y. Young, Yao-Wen Chang

Abstract - Hi-Res PDF (1216 KB) - PDF w/links (644 KB)

Chapter 35. Modeling and Computational Lithography
Franklin M. Schellenberg

Abstract - Hi-Res PDF (3959 KB) - PDF w/links (1802 KB)

Chapter 37. Yield Analysis and Optimization
Puneet Gupta, Evanthia Papadopoulou

Abstract - Hi-Res PDF (479 KB) - PDF w/links (309 KB)

Chapter 39. Placement-Driven Synthesis Design Closure Tool
Nathaniel Hieter, Arjen Mets, Ruchir Puri, Lakshmi Reddy, Haoxing Ren, Louise Trevillyan

Abstract - Hi-Res PDF (1189 KB) - PDF w/links (583 KB)

Chapter 41. Inductance Effects in Global Nets
Yehea I. Ismail

Abstract - Hi-Res PDF (493 KB) - PDF w/links (494 KB)

Chapter 43. Practical Issues in Clock Network Design
Chris Chu, Min Pan

Abstract - Hi-Res PDF (2035 KB) - PDF w/links (707 KB)

Chapter 45. Field-Programmable Gate Array Architectures
Steven J. E. Wilton, Nathalie Chan King Choy, Scott Y. L. Chin, Kara K. W. Poon

Abstract - Hi-Res PDF (472 KB) - PDF w/links (473 KB)

Chapter 47. Physical Design for Three-Dimensional Circuits
Kia Bazargan

Abstract - Hi-Res PDF (1133 KB) - PDF w/links (637 KB)